The User Perspective:University Connections and Summary of University Connections

University Connections

Hugo:

From other companies, of course, and from colleges and universities. Many universities have industrial liaison programs to present their research projects to industry. Often EDA companies fund the research and hire graduate students as interns.

We hire quite a few new college graduates—usually former interns. We maintain contacts with several leading universities which are very active in EDA research. Most of these have strong industry relationships as well.

These universities are involved in EDA research, and their professors consult to the industry. Many EDA companies have technical advisory boards that meet regularly. They review the research products and technical direction of the company. Their input is critical to the company for future direction and to avoid noncompetitive products.

Internship benefits the student in learning how the real world works. It also provides low-cost expertise for the company. Many student interns return to work full-time and can contribute immediately with little learning delays. I can give you a list of some universities with which we work.

The list includes:

Carnegie Mellon University

Massachusetts Institute of Technology

Princeton University

Stanford University

University of California at Berkeley

University of California at Los Angeles

University of California at San Diego

University of Illinois at Urbana

University of Texas at Austin

And many others.

Did You Know?

Many EDA companies (and large ASIC and FPGA vendors) provide lowcost licenses and training to universities. Vendors want the students to become familiar with their product. The students are more likely to use it at work later if the product is familiar. And their companies like the shorter learning time.

(Appendix E has websites and other information on these universities.)

Nora:

Thanks, Hugo. Now I have a better appreciation of our EDA customers' problems.

Summary

There are four important new EDA user questions:

What is the design organization?

What kind of network capability is needed?

What are the security requirements of the computer network?

What computer systems are needed?

There are several considerations in buying EDA tools.

One is cost versus performance. Another consideration is the choice of licensing options. Training and support are critical factors, as is compatibility with the user's existing tools. Finally, there are concerns about ensuring a smooth transition in using the new tool.

Integrating tools into a design flow is not a simple task. Many EDA tools and data files are not compatible with each other. There are many EDA standards groups trying to improve this situation.

EDA staff comes from universities, electronic product and IC manufacturers, and design houses. Universities have close financial and technical relationships with industry.

Comments

Post a Comment

Popular posts from this blog

Design using Standard Description Languages:The simulation model in VHDL

Image
The simulation model in VHDL After a look at concurrent signal statements in chapter 4.3, basic mechanisms of the language can be discussed in detail. Originally the language VHDL was developed for simulation only. A dis- cussion about the theory of operation of a VHDL simulator helps to understand VHDL modelling and simplifies the choice of suitable language constructs to describe hardware constructs. The topic simulation model has an emphasis on: • Driving signals; • Delta delay mechanisms; • Modelling of delay times. Drivers Every concurrent statement, including processes, causes an event responsible for the progress of a signal. Within the simulator there is a list containing points in time to schedule signal events. Such an entry in that list is called a transaction. This list is the basic information for scheduling signal values during simulation (fig. 4.22). A change of a signal value caused by an entry in that list, is called an event in that signal. If a new entry is the ...
Read more

EDA Tutorial:Place and Route in a Standard Cell Design Style

Image
Place and Route in a Standard Cell Design Style In the design of FPGA circuits, after the synthesis of the EDIF files, the compiling and programming of the FPGA device, everything is defined and the component is completely configured. With ASIC designs, there are two possible scenarios: • Delivery of the design to an ASIC provider in the form of a so called simulate d netlist (EDIF); • Place and Route of the design with one’s own tools, verification of the results, and delivering of the design as a geometrically exact GD S II File . For similar designs in industry the netlist version is frequently chosen, but here the second scenario which includes the bac k en d processing , the phys- ical design, will be demonstrated in more detail. This needs special software tools, which allow the mask design at the lowest geometry level, and tools for checking the generated geometries against the predefined design rules ( Desig n Rule Che c k , DRC ), and allow one to extract parasitics and el...
Read more

Overview of EDA Tools and Design Concepts:Major Classes of EDA Tools.

Image
Introduction In the next few chapters, we will discuss specific kinds of EDA tools. In this chapter, we provide an overview of the EDA tool world. There are several EDA-related concepts which are helpful to understand the EDA tools and the design process. These include: Design Views Hierarchy Design Chip Architecture Methodology Design Flow Tool Suites Nora of Sandbox, Inc., is meeting again with Andrea, an ASIC engineer who works for Fabless Design, Inc. Nora has asked to learn more about the use of EDA tools. Let us listen in on their discussion. Nora: Hello again, Andrea. Did you like the party the other evening? Andrea: Yes, very much. Sandbox has both outstanding tools and great parties. Nora: We seem to be continually developing new tools. I am a little unclear why that is. Tool Improvements Andrea: That's because each generation of semiconductor process improvements shrinks the size of the transistors and wires. The number of transistors and wires...
Read more