Summary of Introduction to EDA.

Summary

ICs are small devices that make electronic products work. They contain millions of transistor devices and connecting wires.

EDA tools are computer programs that help chip designers do their jobs. For example, they help designers specify devices and simulate how they will operate together. These tools are like programs that architects use to design buildings or that civil engineers use to design bridges.

The designers could not handle the IC complexity without the tools. Moreover, the number of transistors per IC continues to double every two years or so. The smaller dimensions cause more complex electrical issues that EDA tools must check for or avoid.

Creating a chip involves many stages, including specification of what the chip will do. There are different EDA tools for each design step and task in the design sequence.

The logic design stage determines how the chip outputs will depend on its inputs. Simulation and modeling test the chip behavior with a computer model. Synthesis translates the logic design into actual devices. Layout places (locates) the devices on the chip and all the interconnecting wires.

A chip design team typically consists of many engineers. Some work on a single stage of design, others work on several. All of them need EDA tools to do their jobs.

An error in the final tapeout can be very expensive in time and money to fix. A single tiny error can fail the entire chip, so exhaustive testing is required.

There is more detail on electricity, semiconductors, and logic in Appendices A, B, and C. Appendix F supplies additional background on the semiconductor and product design industries.

Comments

Post a Comment

Popular posts from this blog

Design using Standard Description Languages:The simulation model in VHDL

Image
The simulation model in VHDL After a look at concurrent signal statements in chapter 4.3, basic mechanisms of the language can be discussed in detail. Originally the language VHDL was developed for simulation only. A dis- cussion about the theory of operation of a VHDL simulator helps to understand VHDL modelling and simplifies the choice of suitable language constructs to describe hardware constructs. The topic simulation model has an emphasis on: • Driving signals; • Delta delay mechanisms; • Modelling of delay times. Drivers Every concurrent statement, including processes, causes an event responsible for the progress of a signal. Within the simulator there is a list containing points in time to schedule signal events. Such an entry in that list is called a transaction. This list is the basic information for scheduling signal values during simulation (fig. 4.22). A change of a signal value caused by an entry in that list, is called an event in that signal. If a new entry is the ...
Read more

EDA Tutorial:Place and Route in a Standard Cell Design Style

Image
Place and Route in a Standard Cell Design Style In the design of FPGA circuits, after the synthesis of the EDIF files, the compiling and programming of the FPGA device, everything is defined and the component is completely configured. With ASIC designs, there are two possible scenarios: • Delivery of the design to an ASIC provider in the form of a so called simulate d netlist (EDIF); • Place and Route of the design with one’s own tools, verification of the results, and delivering of the design as a geometrically exact GD S II File . For similar designs in industry the netlist version is frequently chosen, but here the second scenario which includes the bac k en d processing , the phys- ical design, will be demonstrated in more detail. This needs special software tools, which allow the mask design at the lowest geometry level, and tools for checking the generated geometries against the predefined design rules ( Desig n Rule Che c k , DRC ), and allow one to extract parasitics and el...
Read more

Overview of EDA Tools and Design Concepts:Major Classes of EDA Tools.

Image
Introduction In the next few chapters, we will discuss specific kinds of EDA tools. In this chapter, we provide an overview of the EDA tool world. There are several EDA-related concepts which are helpful to understand the EDA tools and the design process. These include: Design Views Hierarchy Design Chip Architecture Methodology Design Flow Tool Suites Nora of Sandbox, Inc., is meeting again with Andrea, an ASIC engineer who works for Fabless Design, Inc. Nora has asked to learn more about the use of EDA tools. Let us listen in on their discussion. Nora: Hello again, Andrea. Did you like the party the other evening? Andrea: Yes, very much. Sandbox has both outstanding tools and great parties. Nora: We seem to be continually developing new tools. I am a little unclear why that is. Tool Improvements Andrea: That's because each generation of semiconductor process improvements shrinks the size of the transistors and wires. The number of transistors and wires...
Read more